

STATUS OF IO PROJECTS AS OF APRIL 6


1. Micro: chasing bus errors problem. Seems to screw up when accessing on-board memory. Etched board being assembled, due here Wednesday.
2. Microcode: path to microvax almost solid. We have a workaround for the emulator problems. Need another PC to allow parallel development and debug.
3. CMI: wire-wrapped boards due in Wednesday. About 8 pals done, 20 to go. Working on CM IO Bus interface with Ed.
4. SCSI: microprocessor can access SCSI chips. Will try drive today then work on data board interface and buffer. Etched boards due Friday.
5. Data board: documentation updated. Etched boards due Friday.
6. CM IO Controller: register read/write came up over the weekend. (great work, Ed and Sandy !) Proceeding with debug.
7. Frame Buffer: board due in on Saturday, 4/11. John is programming pals. Simulation work is proceeding well in parallel.
8. Issues:

We are hung out with only one DATA IO station. Both usage and potential impact of loss suggest we need another.

Some parts shortages are going to cause minor problems and major stomach upsets. Paul and Bill have been doing a great job chasing material for us.

X MATRIX (145)
 X MICRO (12)
 X NEXUS (15)
 X Backplane (8) 8*

3 MATRIX 1 (50) 10*
 3 MICRO (20)
 3 NEXUS (20)
 3 MATRIX 2 (100)
 3 BKPLN 0 (5) 5*
 3 BKPLN 1 (15) 5*



- Diag

- Cable

5/11 with Tom Ghy of AMD

16 bit micro controller 29116 - similar speed to 2910A

Bipolar PROMs 2K x 8 - 275291-ADC

2901D - 1st 1985 25% increase in performance

No future development for 2910, 2909/11, To be replaced by 29112 (availability unknown).

5/14

AMD questions:

1. min hold times, in general
2. Clock \uparrow 5x time in 2909A
3. difference between ~~the~~ Mich & Brick and data sheet on 2909A $C_n \rightarrow C_{n+4}$, $m \& B$ claims 9ns, DS claims 14ns. *use data sheet*
4. PROM with Fujitsu & second source *27525 MMI*
PROM/EPROM compatibility *physically not possible.*

according to P. Rudis of AMD,
should assume ϕ for min
 $\frac{1}{2}$ of typical, or $\frac{1}{3}$ of worst case.

5/15

CS Memory: NMOS STATIC

4K x 4

16K x 1

IMS1420 (same as cm mem) 45, 55ns
Fujitsu MB8168
AMD

IMS1400 ? ns
MB8167A-45 45, 55
AM2167-45 45, 55

5/15 Danny, Bruce, Brewster, Carl

Discussion of information going from CU → CM:

<u>Field</u>	<u>Size (bits)</u>	<u>Source (definite)</u>	<u>Source (maybe)</u>
Address	12	ARG-M ; INC MOD-CNTR (MOD-CNTR + ARG)	ARG-M ; DEC, ADD LIT
Adr Flip	4	ADR<LSB> ADR<LSB>	LIT
Chip Select	12	ARG	ARG-M ; INC LIT
Read/write	2	LIT	—
Flag	4	LIT	ARG
ALU	8	LIT 'ARG-M'	ARG
Inst Flip	4	LIT ADR<LSB> LIT<MSB> · MOD-CNTR<MSB>	ARG
OP	3	LIT	—
SENDER	2	LIT	—
LATCHER	2	LIT	—
NEWS DIR	2	LIT	—
LATCH LED	1	LIT	—

LIT: literal from UC control store.

ARG: argument from FIFO, requires no modification.

ARG-M: " " " " some " "

'ARG-M': argument passed from FIFO to a shift reg. which is subsequently 'shift-mutated'.

MOD-CNTR: up counter with associated BOUND register. BOUND register loaded from LIT (message length dependent). Counter cleared by BOUND register load.

Notes:

1. In general there is only a single argument associated with each field. The exception is the address field, which ~~has~~ has 2 or more arguments.
2. The flag field's ~~the~~ components (FLAGR, COND & FLAGW) are all literals. For ROUTE, the CYCLE is either literal or 'xor'?
3. The AM field for LOADA & LOADB is either literal or 'ARG-M'. For store, it is literal only. For ROUTE, the CYCLE is either literal or 'xor' (?), and the CHECK is 'ARG-M'.
4. What about the READ & WRITE cycles?

Ans. For READ, only the FIRST FLIP field is meaningful, the rest of the instruction is don't care.

For write, 16 bits of write data is sourced from ARG, and passed as instruction.

5. CYCLE field is counted up from 0 thru 63 during route. The debate is whether this should be done by straight line decoder, or done via a decode loop with an external HW CYCLE counter.

may want to separate cycle & check.

5/18

Mod counter & 'ARG-M'.

- 1) Mod counter is 12 bit HOLD/LO (from FIFO)/COT (up only?) totally under mode control. No need for status detection other than completion of count.

Implementation will be much simpler if this is a down counter (no need for a comparator). Is this feasible?


- 2) 'ARG-M' is actually a shifter and a mux. The shifter (16 bits) is loadable from the FIFO and does MSB \rightarrow MSB shift (both under mode control). (HOLD/LO/SHIF). The MSB is a branch condition to the micro sequence. It is also enabled by mode to control the ALU mux selection.

This same shifter may be considered to be used as the receiver of the GLOBE signal from CM.

The ALU mux has at least two inputs: literal ALU field from uw, or literal ALU field swapped (with nibble, or bit pair). A third input may be the CHECK field for ROWE op. (CHECKING STOPS).

$$5/21$$

Consideration of 2910 as sequencer. Problem is the 4K addressing constraint. To overcome this can use one of two methods. One is ~~to~~ to have multiple 4K banks switchable under mode control and/or via FIFO dispatch. Another is to ~~have~~^{add} a simple external 2 LSB address generator:



The big plus of using ~~of~~ the 2910 is higher speed and smaller chip count. The minus are more complexity and constraints.

Higher speed may be meaningless if in a 2-stage pipe, the DP stage is slower. Chip count is in effect the only concern.

Ucode complexity / constraints:

1. no multiway branch (actually no trap capability).
Lack of multiway branch is only a matter of efficiency.
Lack of trap is binary. But if the only trap needed
is due to hw error, then the sequencer ~~does not~~ need
only be stopped. ~~and~~ The implication is error/status handling
is not done by sequencer, but by other hardwired logic.
Also implies sequencer need to be revived after ~~has~~ being
stopped.

If multiway branch is indeed needed, can implement via
JMP MAP or COND JMP VECT. (??)

2. Loop counter can do both single instruction or loop iteration.
Not a concern.

3. Mode flow control must be done @ $2\text{LSB} = 00$ boundary.
This is necessary to keep the stack push/pop to occur only when the $2\text{LSB} = 00$.

The PC ~~only~~ is incremented only when the 2LSB overflows.

Branch ?? Branch does not need to occur @ $2\text{LSB} = 00$ boundary. In fact, will use the 2LSB for multiway branch.

It seems like the micro assembler must have the smarts to identify the $2\text{LSB} = 00$ state.

5/22

Bootstrapping: CS load can occur either ~~during~~ after power on, or 'on line'. The HM will issue a BOOT instruction with the following arguments:

OP = BOOT

~~ARG~~ ARG1 = LAST

ARG2 = SIZE

ARG3 = SA

ARG4 ~~← ARG4~~ ← ~~ARG4~~ LSB

5

6

7

8

9

...

...

...

ARG N

new data

MSB

7

LAST indicates whether this is the last of a series of BOOT instructions. UC saves this bit for determining whether BOOTing is completed or not.

SIZE each BOOT instruction can boot up to 4K of uw.

SA starting address of SIZE

uw data each uw is divided into 16 bit words. For a 96 bit wide uw, there will be 6 ~~to~~ 16-bit words for each uw load. LSB 16 bit word is arbitrarily selected as 1st word passed.

After Hw issues a BOOT instruction with LAST set, it can read a status bit BOOT DONE to determine if BOOT is completed.

On the UC side, the BOOT instruction is handled by PROM code. PROM / RAM selection is controlled by power on and mode. After an initial power on, PROM is enabled to handle booting. ~~During For~~ After booting is completed, the PROM code will enable RAM selection. For on line booting, RAM mode will enable PROM selection ~~and~~ to execute the boot routine.

The PROM code goes through the following sequence:

1. saves LAST bit via a BOOT CTRL field, which has the following function:

NOP

LD LAST, CLR BOOT DONE

SET ~~BOOT~~ ^{BOOT} DONE, CLR LAST

2. saves SIZE in the LOOP counter of 2910.
3. saves SA in PC of 2910
4. writes RAM using the WE CTRL field. The last 16 bit write of a uw also increments PC and decrements LOOP.
5. continues writing until LOOP zero out.
6. if LAST was not set, then continues waiting for the next BOOT instruction.
7. if LAST was set, then use the BOOT CTRL field to set BOOT DONE and clear LAST.
8. Enable RAM selection.

5/22

Valid Meeting. Rich (from Valid), John, Dave

① HM DR11-W Interface to VAX.

End of wk - ship by Friday
Month - 2 wks.

SW 2,500

5,000

25,000

5,000

25,000

HW 64,000

Product # 2360

Compiler

Timing Verifier

postprocessor

logic simulation

(instead of 64,500)

Streaming tape.

Discount difference for System II - due to cost.

System 19,500 + $\frac{1}{2}$ MB (4000) + SW license (for 2nd only)

② Device library.

③ Memory size & mass storage vs database
70 MB - deemed sufficient

AMD - 200 units within 2 yrs.

5/24

Versatec 8236-F electrostatic E size @ emc

Fleet Lease - purchase

Compiler 5 min

Packager 5-8 min.

} for 300 IC board, single mem.
or systems 1.

2-5 train faster on VAX for simulation.

Valid questions.

1. PAL20 library: will it include test vector simulation?
What is interface (HW & SW) to data I/O?
Actually, PALASM functionality comparison?
2. AS & ALS library availability.
3. Versatec plotter: HW interface
SW driver
4. Serial interface to VAX/LISP: HW: RS232 port?
SW: UL/DL.

option

ALS library available in 6 wks 31 parts
AS only 4 parts available??

PAL20 library not available till Sept.

Valid supports Versatec 36" plotter, but not 40".
Will require parallel interface (\$6400)!

Available by end of June,
1st of June

5/29

Host Machine interface issues:

1. Ideally CM should appear to HM as a combination of memory & memory-mapped I/O registers. This may be a problem because BE is separated into memory or I/O, while 3600 is either memory, M-M I/O or DMA.
2. Do we need to synchronize CM clocks with HM clocks?
3. Is there a need for a pipe stage between HM and CM FIFO?
4. 3600 only has 24 bit address. After 5 bits are spent for board ID, there is only 19 bits to address up to $1/2 M \times$ per board.

5/30

Fairchild

F 411 in south Portland Maine (also for LS)

2x10⁶ devices / ~~q~~^{col} by end of year.

Hamilton largest Fairchild distributor, gets 30% of production.

F245 has 50% yield, and backlog.

Committed thru '85

Barry Davison ^{Sales} manager for Tele-com / computer segment
\$250K - 500K OEM break point.

29Fxx spec sheets.

Also 4Kx4, 16Kx1 Static second sourcing IWS.

74Fxx - PC plastic commercial, always burnt in (now in trucked) by distributor.
- PCQR trucked in Fairchild factory.

5/30


	<u>Processor</u>	<u>Memory</u>
Per CM Board	$16/\text{chip} \times 32 \text{ chips}$ $= 512$	$4\text{K}/\text{processor} \times 512$ $= 2\text{M bit}$ $= 256\text{K byte}$ $= 128\text{K wd}$ $= 64\text{K LW}$
Per 1/4 machine	512×32 $= 16\text{K}$	$256\text{K byte} \times 32$ $= 8\text{M byte}$ $= 4\text{M wd}$ $= 2\text{M LW}$
Per machine	$16\text{K} \times 4$ $= 64\text{K}$	$8\text{M byte} \times 4$ $= 32\text{M byte}$ $= 16\text{M wd}$ $= 8\text{M LW}$

Memory access issues:


1. Currently ~~there are~~ coming from Har line are 12 chip sel bits and 12 addr bits. ~~The USB~~ This allows addressing up to $16\text{M} \times$ of memory (24 bits of addr). I presume $\times = \text{wd}$. The USB 4 bits of addr also forms the addr flip bits. How are these 28 bits of info distributed thru out the machine?
2. How wide is the data path? It is definitely 16 bits wide between uc & Car. Should we make it 32 between uc & Har. (The ~~USB~~ Input FIFO is 32).
3. Where do the 16 bits come from? Within the 4K attached to each processor, or scattered?
4. How is parity handled?
5. Some of these questions, once answered, will help decide whether direct R/W should go thru the FIFO or not. Implementation - wire going thru the FIFO is much simpler. But is only efficient in handling block moves.

Some answers from Bruce:

The 12 chip sel bits select one of 4K chips within the whole machine. The 12 addr bits select a bit of 4K ram chip attached to each processor. A 16 bit memory access (R/W) is address one particular chip, and 16 bits of Ram data, or coming from each 4K RAM attached to one of the 16 processor within the processor chip.



incorrect. The 4 flip bits will magically allow 16 bits to be read of a single 4K RAM chip attached to a single processor. With operation, however, cannot take place in a similar manner.



3/31

CD /cm/doc/
 is
 AT filename | more
 CD /u/cicm
 continue D to logoff.

Symbolics questions

- 1) Data size = 32 bit only?
- 2) Timing relationship between FIRST HALF & CLK
- 3) Is clock variable cycle time?
- 4) "Wait" applies only to Memory devices?
- 5) ECC correction, always right back regardless of correction or not?
- 6) "With ECC" only applies to Memory devices?
- 7) what is the ID ROM content?
- 8) Block move operation? yes, but just means piping.
- 9) "SPY" necessity?
- 10) Trap handling by LBUS device.
- 11) For a CM, is there implication of ucode change?
- 12) CM → MEM operation, how is ECC handled?
- 13) How is BLOCK REQUEST related to this?

6/1 Symbols meeting with Alan Horvath & Bruce Edwards

Block mode restriction - no page boundary crossing.
 256 word page size.
 512 kb - no need to microprogram

FH drive like for printer that for main computer and ~~for~~

Memory Address



LB write
 register
 write
 Addr < 0:23

LB Op read
 write
 (0:9)
 Op read
 ← Address


Wait { wait-cc applying both to term & machine.

Clock - variable cycle

gates:



Wait^{etc} should be done @ clock edge



256K memory board
I/O Board
uCode support.

6/4 Augat

Custom - 10 wk lead time
 4 wk design
 6 wk fabrication.

Solder mask on v & g optional.

	g/g	g/t	
PG314	1.0	1.1	1-4
	1-2	1.0	5-9

C410C103M5R5CA

.01 uf cap recommended
 KEMET

6/5

SW8 on CPU board away from bd gets auto boot

6/6 LMI

Disk 15Mbit rate.

George White @ TI Irwin
714-660-8207

NM Bus Spec.

6/7

C. Horvath from Symbolics suggest for block more than
FIFO, make FIFO address appear as a 256-32 bit wdr page.
This will allow disk DMA directly into FIFO.

→ Motz Thayer Augat CAD engineer.

Design Review on custom board — week of 18th.

ASCII character in Net list

Thomlin hook up to Attleboro, Augat will post process.

Documentation :

Bob Hureau

3/2/3/3 4 on shelf 1405
3 wks lead time

WW \$250 est. 2500 wires.

Drinking/Controller

Normal / Auto

Contrast control

LID open + LID Safety

6 paper

For
move
Eppan

New tower type H
Concentrate " "
Clean

4 bottle
2 bottle
2 bottle

posit
origi
with
both

pin. An

GSD
USE MISC

GID 4501. BODY

GRID .05 1
LF2 (WIN FIT)

WIN (down)

position
origin
within
body

Smash origin
delete

Add origin

alternation is to
create whole body as group
and then move over to origin

Add DOTS @ end of .1" wire or Bubble
(.05" radii circle)

Clk Δ use green 3 times

Note all pins with body

DIS .75 all notes

GRID .025 2 to center note with pin

GRID .05 2

pin name?

pin about

SIGNAME all pins.

Check via LF4, LF6

WR writes

Gd — .PART

add defin
drawing

Property	Title	4501
	Abbrev	
	Primitive	= true

WR

Gd — .LOGIC

Add 4501 and place @ origin

Add pin property @ each pin (w/G button)

PIN_NUMBER (pin #)

INPUT_LOAD (1, -2)

OUTPUT_LOAD (-1, 2)

Add Body property (Y button)

POWER_PINS (VCC: 20, GND: 10)

SIZE 1

Check to show attachments & props.

~~SIGNATURE~~

this is the way to go b/20

UA can be saved & read
in a similar manner
this allows PE handling by PROM


1. need uwireg to hold
phased fields from
RAM array.
2. can't read PROM
if reg'd PROMs
are used.

6/25

Control store verification:

NOT quite

1. HM writes Status reg to put uc in diag mode.
This basically a) NOPs commands to CS.
b.) defaults OF mux control to diag sel.
2. Reading of RAM array is controlled by PROM code, &
Vice versa
3. For each ^{RAM} CS address read, PROM code will control OF mux
sel, and write 3 32-bit entries from CS into OF.
4. PROM code read is similar (1 32-entry / PROM address.)
5. Block read is possible
6. need to inhibit parity check on GBUS.
7. after read is complete, control always return to RAM.
8. HM reads OF & clear diag mode bit.



6/26

Error handling :

In general a HW error will stop machine operation (nop) & will preserve the error scenario. Error bits are set in status register. HWR reads all error info & resets CM.


There are ^{new} HW error detection mechanisms:

1. ~~from~~ error from CM
2. Parity error of CS.
3. Parity error of IF
4. " " " CM return data

6/27

Brad's suggestion for handling the 2LSB in UA:

Place no restriction on where subroutine calling occurs (i.e. push stack). Return will always go back to XX11.



@ Misc directory
VI Compiler.cmd

change root directory to 'Ic'

Candidates for branch conditions of Status bits.

Branch Conditions

- GLOBAL
- SAVED GLOBAL
- ERROR
-
- IFOR
- OFIR
-
- STK FULL
- ADDRZERO

Status

GLOBAL
SAVED GLOBAL
ERROR
IFIR
IFOR
OFIR
OFOR
STK FULL
—
CS PE
IF PE
CM DATA PE
CM DATA W~~O~~ PAR
CM DATA W1 PAR

6/30


Bus error handling on LBUS, none presently.

Potential solution by Chas Howarth. Add win ~~for~~
on DP board (COND). Signal to be driven by CM.
Generate special mode for CM/LBUS xfer code 1 and monitor
(COND)

Reading IF by H.M.

1. H.M. stops UC
2. H.M. sets DIAG — switches IF output clocking.
3. H.M. reads IFOR from Status reg.
4. H.M. reads IF

7/4. IF timing



1. Ld & POP within same cycle is worst case.
 (A) time (about 30) is needed for Parity check and/or write data passing.
 Cycle time ~ 170
2. if cycle time allows for Ld & POP, then back to back POPs is no problem.


Questions for MOSTEK

1. Does \overline{EF} toggle after 1st read if >1 entries inside?
If it does, how long does \overline{EF} deassert?
(similar question for \overline{FF}) \leftarrow MOSTEK says will not toggle
6/16
2. Does \overline{EF} have min pulse width spec? i.e. of R & w coincide. (same for \overline{FF}) \leftarrow MOSTEK says NO!
3. if \overline{EF} & \overline{FF} are edge triggered by \overline{R} & \overline{w} (as specified), can \overline{R} be asserted all the time so that Q is valid after the 1st \overline{w} ?
i.e. does Q need a low going edge of \overline{R} to become valid?
MOSTEK SAYS YES, Q is edge triggered.

Read sequence is:

1. check \overline{EF}
2. create R
3. leave R low until read is done
4. deassert R


Need holding register for what data in order to do back to back IF POPs



this scheme does not work.

every other cycle

"



Micro sequence/cs timing.

D → y → access


10	15	20	6.5	55	2	= 108.5
F374	F57	2910A	F244	RAM	Set up F374	

I → y → access

10	35	6.5	55	2	= 108.5
F374	2910A	F244	RAM	Set up F374	

Defining

Worst case is IFLIP from ADDR




IFLIP

0 0	literal
0 1	moddr
1 0	moddr: modcnt
1 1	literal + moddr

WAT

4/23

25	25	25	34	2
AS08	PAL	PAL	PAL	F280 x2
				X50 F374



7/9

Single Stepping:

Single stepping may apply to machine cycle or macro - just cycle. To be able to do either (or both) seem insufficient. The info at each step is either too fine or too coarse.

SS is not needed for loop back test, nor is it needed for mode debug. Won't be implemented.

9/10 result of design review

new expansion:

1. add extra branch control bit.
2. add hold bit to hold UA, UW & INST register for loop back. It will also halt UC. To be reset by HM (HM RST?)
3. add SEL HM INST to allow an instruction argument to be passed. This is a 2-bit field for store and SEL.
4. add invalidate parity bit ~~for~~ for bad return data parity. save in OF.

HW addition

1. add separate 2910 ~~for~~ for PROM referencing.
2. add SAMPLE bit in STATUS REG to allow HM saving UA randomly.
3. ~~add CBX~~ add holding reg (and mux log) for inst. argument.
4. expand branch control.

uw width

84 committed + 3 (?) AW corner + 5 (design review) = 91

Then the added..

1. ex-OR of ADDR and FFUP
2. trap logic for the RST, Error


Resistor, diode

SOHRAB ABADIAN

1. No assertion check
2. 7.0 will fix

415 970 425
Tom Lu

10



Bus

PIN_NUMBER $\langle \text{MSB}, \text{LSB} \rangle$

PIN_NAME A $\langle \text{MSB:LSB} \rangle$

30
TED BLODEAU

535 Sndbury Rd
Concord

369 1238

1796

CAT FILE >DEU ~~TH~~/TTVA



AUTOMATED SYSTEMS INC.

1505 COMMERCE AVENUE • BROOKFIELD, WISCONSIN 53005 • PHONE (414) 784-6400

March 10, 1987

Clem Liu - Project Manager
Thinking Machine
245 First Street
Cambridge, MA 02142

Dear Clem,

I would like to address the problem encountered on your Beta Matrix Board. The major problem we faced was sparatic unetched copper in ground and power plane clearances and trace to trace shorts. This has been a problem in other products but not as prevalent as on your boards, this is due to the card being so large and dense. The problem is caused by photoresist being polymerized on the edge of the inner layers. This resist chips and flakes in the developing operation. Because the resist is polymerized it does not dissolve in the develop operation but does however become very adherent as it is being recirculated in the developer. If these chips land on a clearance or between traces, they tend to adhere very well and subsequently do not allow etchant to attack that particular area. These defects are very difficult to see because they may be extremely small yet still allow copper to connect to the plane.

We resolved this by splicing opaque borders on to the inner layer A/W so no photoresist becomes polymerized. Also, the developing sump, rinse, and exit rollers have been thoroughly stripped.

As a result, we have minimized these defects and inner layer yields have increased substantially. If any further explanation is necessary, please do not hesitate to call.

Your truly,

AUTOMATED SYSTEMS, INC.


Don Dawson
Special Project Manager

DD:lj

cc: Kim Nap
Mike Wilson
Mike Taplin
Bob Wandtke

Chas H. & Bruce E. Kris Kana.
 @Symbolics

FEP reads ID PROM, pass onto LSP for configuration.
 prog.

(ID PROM should signal different memory sizes).

Physical plot represents memory map I/O reg #.

Angar SCH131₋₂ ~~to~~ ww board.
 -3

Extender Boards ← crystal change for clock slow down.
 connectors. will run @ speed with extender in.

stiffeners.

Cabling to CM. from BP.


Paddle card. ww info.

Valid John Ludgey

Shrink;

① SEQ ... 1

use PRL for 2 bits of SEQ D



prob: slow

gain $\sim \frac{1}{2}$ PRL

② SEQ ... 1

get rid of UA $E \frac{1}{2} F$

gain: 4 F₂₄₄


prob: each UA \times drives 24 (instead of 16) Roms

③ SEQ ... 2.

2 solution ~~of~~

1. generate same trap add for both error & trap

2. use



gain: $\frac{1}{2}$ F₂₄₄

prob: slower. — not by much

④ CS ... 3

SAVED UA use F374 $\{$ UW CLK A H $\}$ ~~change~~
 change SAVED SPARE A <2:0> to <1:0>, ~~and~~ change
 UW PROM SPARE <1:0> to <2:0>

gain: saves 1 S874

prob: Aspan distribution less flexible.

⑤ CS ... 4.

2 solutions:

1. one version of WE

gain: $\frac{1}{2}$ F244

prob: each we drive 32 Roms

2. use PAL


gain: pulse gen gate $\{$ $\frac{1}{2}$ dip.

prob: big skew, may be no concern.

⑥ DP ... 1

use 2 PALS for loading MOD REG.

gain: some PAL SPACE, no need to gate clk $\{$ gen ld signal
 $\Phi 8$



~~can also be 2 PALS~~
~~if necessary.~~

⑦ DP... 1.

~~Use~~ use 2 PALS instead of 3 MS569

gain: 1 MS569, continue decoding.
prob: PAL bit.

⑧ DP... 1

use 2 PALS instead of 3 FIG1s

gain: 1 FIG1, continue decoding.
prob: PAL bit, slow

Reading IF :

Original idea is to allow HM read IF directly. This implies switching IF read clk from UC clk to GBV3 CLK. Implementation of this scheme turns out to be non-trivial.

An alternative is to allow HM read IF via a macro. Scenario is: UC is stopped (only RAM req, but not PROM req). IF READ macro is dispatched to PROM code, which reads IF and dumps into OF. HM reads OF, reads IFOR and issues more macros if IFOR is ~~not~~ asserted.

Need micro code control to select IF into OF. Add Prom bit.

~~OLD~~
~~RAM OF SEL~~
~~PROM OF SEL~~

DIAG	OLD RAM OF SEL	PROM OF SEL	RETURN DATA
0	0	x	SR
0	1	x	UW, UA
1	x		

DIAG	NEW OF SEL	PROM OF SEL	RETURN DATA
0	0	x	SR
0	1	x	UW, UA
1	0		IF
1	1	x	

may want to expand this to include diag read of RAM & SR

Natural

DS 1650 / DS 3650
1652 / 3652TS
OCMC 3450
3452

TRAP


TI 75172
174

UN


SEA D / 8:

TR

Replace 2910 & trap logic with PROMs



check for IF empty via Br.



Answer :

Win Wrap

1 wk

< 1 wk

data entry from network
wrap
10¢/min
\$200 programming

Symbolic

X8136-SCH131-2TG

5-9 \$1746

10-24 \$1358





3 wks.

Paddle Board ?


Schematics

CLK




55 ns part





How does memory read work?







1. Assume Inst is clocked in array board during cycle B.
2. Assume data is valid during cycle C.

















See p 50



	25°C	ALS	AS	F
00	5	11	4.5	
04	5	11	5	
153	18/9/15	21/15/18	12.5/8/11.5	
157	6/12/12	5/6/12	6/11/10.5	
182				
244	9/15	10/20/18	6.2/9/11	
257		12/22/18	6/11/9.5	
280				
299		19/22/22/		
374		16/18	9/10	
253		21/14/16	13.5/8/12.5	



	sheet	IC	HM	Xref
CMSET	~40	345	~2MB	1.7M
CM UCSET	~20	318	~1MB	0.7M
UCFLAT	~20		~2MB	0.5M
UCFLMT2			0.6MB	

8/13

IDT 16Kx4


1st Silicon within ^{days} ~~weeks~~, sampling in couple wks
 more expensive than module.
 break even in 1 year.

Price decrease since Sept \$295 in 100 qty 550g



(12)	(6)	
00		AND
01		LD R
10		LD C
11		DEC

No need,
 clk is NOP'd



4 additional ADDR bits

4 microcode bits

1 F257 max

1 1/2 F244

1 2901

(need ~NAN bit)

1/2 PAL

1 ALS569

} mod ctrl ✓

1/2 F374

1 F244

1 2 I/O pins

} output.
only 4 expensive

6 1/2 ucs 1-40 pin

1/2 F374

1 F280

} ucode Fr & parity checker

8

REST	ERR	DIAG	OUT NOP
X	1	X	1
X	X	1	1
1	X	X	1


OUT NOP

1

1


1

OUT. NOP no ops OP, ZIP LOC, WE, LATCH, SEND to be sent out.
 CUBE GNA? MEM BUF ENA?



REST	ERR	DIAG	HOLD	'NOP'	CLKS				OUT REG
					2901	MCNTR	CHIP SEL		
1	X	X	X	X	X	REST X	REST X		X
X	1	X	X	X	0	0	0		0
X	X	1	X	X	0	0	0		0
X	X	X	1	1	0	0	0		0

MCNTR & CHIP SEL clks need no critical relationship to 2901 & OUT clks
 OUT clks likely to be 'infinite' 2901 clks to get some 2901 hold time




$A90^2$ 1-4.5
 $F0^2$ 2-6.5
 $F374$ 4-10, $T_h = 2$ $A_{SV} = 2$

2901 $A_h = 2$

2910 $A_h = \emptyset$


2901 clk in front of (or same as) UW REG clk



2910 clk " " UW REG clk




SEQ CLK can be free running (from multibit)

Err	DIAG HOLD	UW CLK
x	1	\emptyset
1	x	\emptyset








4
6
10

24
1
24

With clk inhibited by NOP, CHIP SEL $\langle \rangle$ need no qualifying thru pin.

Global/Global




UC/memory timing

OUT CLK								
SIGNAL	4/10	3	2/8	3	2-8	2	2	24-30
	F374	CABLE	F244	BP	Trace	input	F374	
		@ 2ns/ft		@ 2ns/ft	@ 2ns/ft	Cap	t_{su}	
					6"/bd	@ 5pF		
					X 8	non TTL		
					= 48"	X 8		
						= 40pF		
						@ .05ns/pF		


If delay line works with rising edge then invert!

OFOR is now useless, since mode is going to assume an empty OF before block (512 words) transfer.

Instead OFOR is an indicator to notify that OF is empty. Nexus connection should be 13:02



IFOR / Nexus connection



delay from clock edge to input AND gate (FIFO) should be less than 30 ns. Currently IF EMPTY is generated inside PAC, may need to move it out.

Ø

16

31

31 + SAVED

SAVED

IFB

<Ø>

29Ø
MCNTR
CHIPSEL
LAST

— OP, ITERATION CNT

IFA

29Ø1
WDATA
ARG INSTR

— MADDR

1. All dips ^{bot} ~~top~~ justified to pin 1.
2. 'GND L' signal, separate to per IC.
3. Wiring color — RED VCC
BLK GND
YEL OTHERS
4. Wire up filter caps for each IC.
5. 'NC' signal means no connection
6. see list for additional no connection signals.
7. Wire all even pins on connectors J11, J12, & J16 to gnd.
8. indicator for each pin 1 on pin side.

1. Placement by Friday
2. Bd possibly by Next Friday

No color coding.

Paul Dever to call.

Need geometry of PG312

-8136 - UG300 3 available. finished

308 & 312 2 each available w/o pin.

1. ANSI Tape
2. ~~quit~~ ~~from~~ VAX
3. data I/O

ANSI TAR on VAX

DATA I/O

tip DATA I/O

download

~>(file name) ↓

upload

~<(file name) ↓

disconnect

~.

From

To

IBACK <16:0>

17

Global
Error1
1

- FIFO RDY

1

- PCYNBUS GR

1

- SATELY PIN

1

22

INSTN <16:0>

17

OP <2:0>

3

CHIPSEL <11:0>

12

MADDR <15:0>

16

AFLIP <3:0>

4

SENDR

2

LATCHR

2

FDIN

1

SCLK

1

RGAD

1

MEMBUF GNA

1

CURR GNA

2

WE HI LO

2

CLK

2

PULLUP

1

ENA LED

1

HTR RST

1

ZIP LOC

1

FIFO STORAG

1

71

93

1. drill hole cleaning in arbor board
2. HBI, Nexus priority
3. extension


Change in graph
complete
Not

use state file on

State given.
Don't complete

cut, cut
DIFF file file

Mod Cntr operation:




<12> reset by mode load mcntr or reset

12/13 Also: Branch on mcco works in one way only:


x: / DEC mod cntr, Br mcco ; mcco = 1 if
mod cntr = 0 prior to
this inst.


Inside ACS569 CO = down count * Tena * cntr = 0

From Lo See p. 37



From HZ





- ② Rearrange w/o fields & reg set into ~~OF-10~~
- ③ Add wdata (15:12) to REG1.
- ④ fix CS capture;

- ① Add 2401 ~~data~~ wdata back to CFA & IFB
- ② fix IFB (2 input).
- ③ fix SR
- ④ fix wdata. [ATR]

- ⑤ fix wdata management into OF10, add wdata (15:12) in REG4
- ⑥ add Gbus/next elimination.
- ⑦ fix next stage: add next in, OF full: [IF] [BR]
- ⑧ fix SCA CLK: [CLK]
- ⑨ USB → MSB 2410 [CI] [BANK]
- ⑩ add delay hold to fix next REG0 [NOP]
- ⑪ fix wdata
- ⑫ get rid of read
- ⑬ get rid of LAST, DONE [BOOT]
- ⑭ fix branch cnt. [BR]
- ⑮ wdata count 16 or 18?
- ⑯ add ADDR IN (15:12)
- ⑰ Add 2401 (15:12), fix delay, zero
- ⑱ Add 2401 CO [BR]
- ⑲ fix RDATA from 23P
- ⑳ add comments.
- ⑳ add ~~RDATA~~ RDATA wrap around, [RDATA]

add ~~RDATA~~ RDATA wrap around, [RDATA]

add comments.

add 2401 CO [BR]

add 2401 (15:12), fix delay, zero

add ADDR IN (15:12)

wdata count 16 or 18?

fix branch cnt. [BR]

get rid of LAST, DONE [BOOT]

get rid of read

fix wdata

add delay hold to fix next REG0 [NOP]

fix SCA CLK: [CLK]

USB → MSB 2410 [CI] [BANK]

add wdata

add delay hold to fix next REG0 [NOP]

fix wdata

get rid of read

get rid of LAST, DONE [BOOT]

fix branch cnt. [BR]

wdata count 16 or 18?

add ADDR IN (15:12)



Add 2401 (15:12), fix delay, zero

Add 2401 CO [BR]

fix RDATA from 23P


add comments.

add ~~RDATA~~ RDATA wrap around, [RDATA]




$A \equiv \text{SGT BANK} = X$
 $XB \equiv$

} doesn't work




B: set BANK

Xc:

$$X \mid D :$$


13



~~10~~ 18

- ✓ 1. fix chip sel dly
- ✓ 2. add chip sel dly for max IBCLK <9>
- ✓ 3. fix NEX connection version
- ✓ 4. add them to all receiving
- ✓ 5. bring out UA
- ✓ 6. check on OFIR polarity
- ✓ 7. get rid of OWIFUP [IFUPI, 2]
- ✓ 8. fix OUT CLK add A version
- ✓ 9. fix clk use AS08 instead of F244

12/6

AMD 29116

1-100

95

101-1000

50-60

29117 sampling Jan '85

- 116 with 70 repaired

29116A

" 25% + performance "

29L116

half power

PAL

35ms in production

25ms in April.

HDC

9580


9581

Sample in April

"

A: gen INST

B: WRT OF from INST



placement generation

(loader "A: >clm > dump-file")

(dump-clm-file) g://u//c. - - -

Sending files over phone line to Augat

tip augat

~(Set) echocheck
~> filename

THANKING
MACHINES

; slowdown

INTEL

John Hyslop

application engr.

12/12

PG 312

CUST

ALUHI.1
ALULO.1
ALUM.1
BOOT.1
BR.1
CLK.3
DCD.1
ERR.1
FLAG.1
FLIPPER.1
GBUS.2
IF.2
IFLIP.1
MCCO.1
MRHI.1
MRLO.1
NOP.3
OF.2
OP.2
PROMHI.23
PROMLO.1
PROMPC.1
QTR.1
RDATA.2
REGΦ.1
RST.2
SEQD.2
SEQLSB.1
TRAP.X2

BR.2
CLK.4
DCD.2

IF.3

MCCO.2

NOP.4

QTR.2

RST.3

12/12 AUG 87

\$.25 / sq in / layer (mass production) PCB

Unilay test fixture up to 14 x 14 — 1. need custom test jig
2. or tested outside

\$150 bare board
400 wiring

Impedance $\sim 65 \Omega$

Φ profile sockets for component insertion.

Not machine insertable.

Can wave solder if no wire on solder side.

Repair - equivalent to multi-layer, solder-removable dangerous.

> CAD

A: > potato > support > compute-exp. help

* , nil - constants
true & false

(login 'clem)


<select> E

M X 1F A: >bradley> potato-dip> ^{tran} tra> compile
compile-exp.lisp

M-X C & B _↓ - compiles buffer

M- . clem1 _↓

create your fun in the editor



M-X C span B _↓

move to ins
M-X EV - into - buffer
(IFlip) and key
any key to refresh.

<suspend>
function name

(grind - top-level ^{space} *)
{ as many times as possible on 1st line }

M-X Write Region

g: /v/clem

(A ≠ B) (≠ A ≠ B)

super-L

$\rightarrow \text{bracket} \rightarrow p-c \rightarrow \text{obs} \rightarrow \text{gimp} \rightarrow \text{comp.}$

(moldy) (upside)

Rev 7.0

$\left. \begin{array}{l} /U\phi/LIB/MASTER.LIB \\ /U\phi/SCAD/MASTER.LIB \end{array} \right\} \text{change both}$

in drawing directory see /u1/tmc/schem/combond

SCAD.CMD

Output list;


Library - file ;

End.


CUST3

1. Switch & add saved IF sel IF
2. Latch error [IBack] ✓
3. connector
4. trap a). mask trap problem } [CI] [trap] ✓
 b). OF ctrl switch problem } [PromLo] [PromHi]
5. Pullup MASK TRAP, invert polarity.
6. Swap maddr 12, 13 ^{with} 0, 1 @ BANK.
7. Mux OF RD for mem glt switch [QTR] ✓
8. add RESET C [RST] ✓


RAM → PROM



TRAP



1. feedback

2. bi-directional ~~sign~~ recognition

~~sign~~

3. Change of feature.

q. Property sec #
TERM

Rev 7.25 by March.

UC/NGX

1. no need to send exception to NEXUS, NEXUS will send NEX COMP GEN to HBT as exception
2. clock OFOR prior sending it to NGX, NEX OF empty may or may not be clocked at UC

Priam

1/24

Micropolis

100 qty	1304	\$1435	2440 list
	1303	\$1300	2140
	1302	\$1170	1995

ESDI Q3
175MB drive

Q4 volume.

1320	\$1700	3035
85m		

Richard Hodgson Micropolis Tech person
 Masscomp, Appolo, Compuvision

CDC

'86

3.3 GB each, 128 MHz

~3K / 370 MB drive
 12K box controller } 50 K Subsystem

Interim:

25 > 1000 86 MB 5 1/4" ESDI drive shipped for 1 yr.

via Emulex SCSI boards. ~ 500

↑
Roger Evans

2/8 MOSAIC

8MB memory.

100 ns cycle AD multiplexed 32 bit.

dual rail, one write, one read.
access - up to 4 word/ref.

AMD 29116 - graphics processor.

1024 x 1024 32 B/w

512 x 640 4.8 color b

1024 x 1280 32 " hi - 6 months away.

12 x 16 bd size 70+ chips interface 2 buses.

20 amps max/bd +5

85MB vertical 5 1/4"

2/11 SCSI = X3.131

IPI

Gary Robinson @ DGC

Maxtor 380MB ESDI drive available Sept 85

408-942-1700

Advanced Storage Tech

408-224-8010

SCSI approval by April

Fib mini micro list of vendor.

ADAPTEC San Fran
ADAPTOR-DATA SYST Can
WESTERN DIGITAL

~~SAAS~~

Standard Micro Syst. Daniel Hocke Calif.

Emulex

Data Technology

Advanced Information Syst. SMD

Q

X 3.91m SMD Spec.

Gene Milligan (CDC)
405 324 3638

2/19 CDC

1. available end of year - 10 Mbit
 - R/w circuit change
 - media oxide-plated change
 - head ? ferride unchanged

A. MTBF includes connector wear

2. Controllers used

ADAPTEC
Western Digital

not mountable to CUREN II

3. MTBF

- 15K hrs - recoverable error

10^{12} - excluding known bad blocks

4. Bad blocks - spec.

< 86 defects

track ϕ error free

+ 4, 5 defects detected by custom

1 { missing bit }
2 { pickup bit }
3 { skip }

extremely rare defects > 1, 2 bits

$D_1 \longleftrightarrow D_2$ } looks like burst.
 > 11

ADAPTEC QTR 2

Bill Nince

2/ CDC

1. Head notch trim = 15 μ s?

2. defect \triangleq continuous, length defined.

bigger drive multi-defects on single track is flagged
14"

3. 10MB version: will check.

Gmurex

Maxtor - media problem
AST - ?
CDC - runs

availability issue — 5 MHz ?
10 MHz ?

Medalist is released.

ESDI difference - functional.

Wed 10

as of 2/1

200-300 GREEN II drives shipped
controller house

~~4-49~~

Data Tech Corp



~~Family~~

~~EBEC~~

5MHz only



CEU custom eval unit

sector pulses only.

~~SMD~~

Major options:

1. step mode / serial — all serial implemented by ^{all} controllers?
2. sector marking —

sector	✓
addr not found	✓
byte clk	x
3. Diagnostics different

SMD

Gen Miligan 3070 405 324-3070

3/6

Emulex

Tested 4 drives

- | | | |
|------------|---|------------------|
| 1. Hitachi | } | 10 mHz, all died |
| 2. Maxtor | | |
| 3. AST | } | 5 mHz, OK |
| 4. CDC | | |

Beta shipped with CDC

1. take bad block list with a 'Format with defect' command, written onto each track of cyl 0.
2. ~~How~~ # of spares per track is 1 sector defaulted, but can be something else? Yes, up to three.
3. spare track is on 2 inner most cylinders.
4. rd error

Herb Silverman - ~~product~~ Engn manager.



Intel multibus I → SCSI, dumb

Who is CDC contact

availability within 30 days for 1 ccv

UCD3 - Emulex QBus - SCSI adaptor
MSCP

3/13 DEC



10-20 Mbytes range - DEC shooting for

PTD problem - individual actuator for head for tracking

Optical - write ones available 2-3 yrs. 105K
1-2 Gbytes, slow S/W, very slow access

PTD IBIS 1.4 GB 14" Winch 32 heads - 100-200 shipped

Fujitsu

Dual porting -

BI - high ^{speed} I/O bus

CI - 80 Mbit/sec

ΔL_c dark


3. 51/15






Chen.

Trip dinner

7.25 will support TCP/IP, but not ARP

7.25 by mid 3-March.





XEBEC

CDC drive.

Jeff Lessner (tech support) 301-992-7377

Starter kits controller - drive
Evaluation unit

Production volume in June.
hist ?

Emulex

Write - buffer control: starts write when full

read - starts SCSI after 1st block.

buffer size - need 20KB for 10 MHz

~~Q~~ ECC - retry once, then correct, takes 4 revolution.

Can be turned off, but will get hard error and no data.

3/21

91

Patent requirement.

1. ECC description

2. buffering / synchronization

- individual within each controller
- across all controllers.

3/25

Question for Gindex:

1. Must have buffer empty, buffer full flags

2. Can buffers be filled from SCSI, while being drained to drive.
(Write op), Is this a performance degradation for this mode of operation.

3. need flow chart of R/W op.

~~Answer~~

3/28 CDC 8" drive

368 MB 15 MHz in production in 90 days. July

240 MB	10 MHz
515	15
804	24

MTBF 24K hrs.

SMD-E interface

media - oxide thin film heads

2:7 encoding density ↑ require 11 bit ECC

30Kbyte/track

Standard. \Rightarrow ref to 9" drive


dual port selectable

10/ MB 8"
12/ MB 5 1/4"

David wants

1. Status on SCSI to indicate 'done' etc
2. Timing (sequence diagram)

4/10 DEC




QBUS - 4MByte/sec burst mode

1 plecton / track \Rightarrow 3% of surface

RQDX-3 controller is same. 1 nti 4/412 drive

@ bus/412
or ESDI

H




Barry Rubenson Colorado. architect.

DGC disk controller chips. 16 bits / NRZ minial
Phoenix (?)

4/10
CUST4

- ✓ 1. Eco
- ✓ 2. termination flop

yes be used for 2 also



[OP]⁴, [ZOP]⁴

- ✓ 5. change GBUS ^{delay} from 100 → 150 ✓ add 150 delay to lib

- ✓ 7. ~~fifo clk~~ ~~allow diff delay~~ ✓ FIFO clk - allow clk hi phase shrink.

- ✓ 8. ^{delay} data parity check, ~~more check to LRP~~ ✓ [RDATA]⁴

- X 9. cs load when in

5. mux
IF MUX ✓
OF MUX ✓
GBUS OUT ✓
ADDR IN ✓
[OF]⁴, [QTR]⁴
[GBUS]⁴

U6-8	UC CLK
U3-3	MCATR CLK
U3-6	DP CLK
U2-3	SEQ CLK
U2-6	UW REG CLK A
U2-8	B

- ✓ 15. Power split

- ✓ 16. RESET split

- ✓ 17. ~~ROMA~~ ROMA check ^{label} ✓ [ROMA]⁴ [ZOP]⁴

- ✓ 18. [CLK]⁴, [NOP]⁴

- ✓ 10. ~~trans~~ generation UC CLK L

clk + 90

- ✓ 11. add HF flag [RST]⁴

- ✓ 12. ... 37

- ✓ 13. Comp GRR

- ✓ 14. Catch OFOR

- ✓ 30 ✓ 26
- ✓ 37
- ✓ 32
- ✓ 14
- ✓ 13
- ✓ 3
- ✓ 6

4/18 from Gd East

42MB - 6MB/in²

85MB 10MB/in² by a factor 4

by
Wendy [100 drives avg 10.5 defects
range 0-31 "
standard 5.85 "
mostly 0-21

[within 48hr 1099 drives 9 drives > 2 ~~def~~ new unmapped hard error.
by DEC rejected

4/24
CDC

Since Nov

ST506

~7000

ESDI

~200

~1000 this year

100 units 90 days lead time.

Zylogix
Xlbc
Interpar

4/29

Match FIFO

65 sampling

80

production

100

5/7 Tele Ask B. Ackerman

1. TA will provide a boxed mechanical drawing. Clem will define connector pinning.
2. define location of connector J1.
3. '2566' on VALID?
4. ~~Tom~~ Slader at TA, vp of operation. For checking signal naming constraints.
5. 'Special consideration' check with Ron Mosher, EE.

5/8 IDT

50
65
[80]
120

X 8

~~\$114~~ \$87 25+
69
53
39

16K x 4 45
55
70

\$ ~~1100~~ 200 1K+
150
100

5/10 ~~ATC~~ CDC Tim Owsley

When II announced in summer. Median production in December.

\$10/megabyte for 5 1/4, 8 & 10 \$8-9/megabyte for 14"

\$30-40/megabyte → 1.4 gbyte 'Hydra' 14" disk. 4 spindles.

5/10 TEK Aest

1. gen vcc gnd list of connectors.
 1. 32 per 14 pin.
2. separate ground for IC in database.
3. change - get new database for comparison
 get Δ file for incremental report.
4. cross talk - ~~visual~~ ^{visual} } manual
5. Nam spec sheets.

5/15 LATTICE

16Kx4 since Jan '85 in production.

	1K	5K
35 ns	180	135
45	128	96
55	80	60

\$30-40 in '86

GM in production

25 ns	6.5 @ 1K	5 @ 5K
35		
45		

5/29

AST

61 available on 6/19
 103 " " 7/19

5/30 Hitachi

Static	16K x 4	4th Qtr 85	production	25, 35ns
<u>bipolar</u>	64K x 1	3rd Qtr 85	..	25ns

CMOS 64K x 1 45, 55ns in production

CMOS 16K x 4 2nd Qtr 86 production 35, 45ns

		Comps	Package	GS cold	
(50)	CMOS	3/1	.75/.75	.5/.5	3.2
(40)	UC	23min/24min	.5/.5	.5/.5	2.2 M

DATA CONN

XRE in Littleton

Nancy Hackert 486 9681

Fujitsu Joe Vincent app. engr. local.

Mike Gameryl Calif

8/7 Lattice

2 1/2 yr old Public in spring

7500 warr/wr →

GAL 15ns targeted non-funded.

8K by 8 static ROM

256

.05/1Khr/die

500 FITS → 100 FITS target
initial ↑ in on year ↑

NMOS 4K x 4 now at 500 fits

DRAM 64K 1000 fits

CMOS 150-100 fits

256K 3% / 1000 hr/die

CMOS " 1%

Graph of rows of redundancy vs per side

• 33 bytes recommended.

Wilson

200, 250 ms

256

256 k FRS: 100 FRS

4000 - 5000 FRS

200 ms $\leq \$3.0$

150 ms $\$3.5$

120 ms $\$?$

} Volume
being sampled.

Prim Steve Albino (mem group)

IBM

Nixdorf

Analogic

Simpson second room.

ISD

Ram pack

16K x 4 55 ms avail. now

AMD 8/21

29C101 sampling Nov '85, prod. March '86
4x cmos version of 2901C

29C10A sampling now. prod Dec '85

29PL141 fuser programmable, sampling now, Dec prod.

29130 16 bit barrel shifter. sample April '86
need data sheet.

29331 16 bit reg. sample Nov '85, prod May '86

29334 4 port dual access reg. file sampling Sept '85
prod Feb '86

29117 sampling now, prod Dec
sep 86 version of 29116

Mike Santori FRE

18P8 generic for 16x family
need data sheet.

2901D ?

2901C-1

Micron 8/26

Gene Cloud (Application Gen)

of defects leaving factory: hand
sopr4 bit ~~check bits~~ ^{check bits} single bit det / single bit correct.

What happens when double bit error is detected

1. 'corrected data' = ? in general

2. 'corrected data' written back ? in general

Scrubbing: supported only by C before refresh?

R/W/Refresh - correction written back to mem.

Chpwr - half of 256K vendors.

double bit error 'garbled':

32K 12 bit words

Detect HE by sensing ICC: 3 → 6 ma during connection.

2 grades ← no more than 5 HE.
no HE. (prime rows) 80% yield } little
Δ price.

200-500

~~1000~~

SE

250

HE

150

HE

1010

HE

1M design will have more signal out.

berkins
1 & 2: is one pad.

3P 60 days from now, no shipping yet. done independently

Turn on current spike 65-70 ma at RAS → Cas →
(due to ckt pre-charges) ~ 10-20 ns duration.39 mf
edge- 3 mf
device.

IBM / ~~DEC~~? failure analysis

CRS

HP not a major user. just starting.

120ms being sampled 8-12% yield

Speed from thinking and processing.

AMP 8/26

News pms: All 84 date code parts have potential insertion problem.

Bowing: ?

TI

75	888	now	ALU	} package?
75	889	now	seg.	
	897	Sept-Oct		
8-7	870	now		

Chris ~~De~~ Demonico applic eng in factory.

TI. 10/1

Frank Lasko Dallas

Intraphase 10/7 competitor:
Xylogics, Cipical

Bob Stout
 Tom Thawley (Tech contact) at Intraphase.
 Dennis Draper

Siemens

300 MB production units in Nov. 50K in '86

designed & manufactured in Munich.

- embedded processor 5400 trans/in, double

one unit mid December.
50 units Jan-Feb '86

\$9/10 per MB.

1K-25K over 2 years

~~\$10/10~~

Micron. 10/14

Scmm - no Ecc, page mode only.
Z18 - both

150ns 50% yield
120 9-20

1 meg with Ecc start of '86

80ns, 90ns

Sensor in DIP

TI 10/15

Bit slice testing

development - bus contention check
instr - simulation & HW.

Production - functional testing?

Customer IBM, Daisy

Wang

Innos

Q1 84 600 pins electro migration 180 opatighs.
 Q2 260 pins

Q4 84 metal mach 3 1 1/2 nucleated stress growth
 42 pins - 360 pins

8410 worse, 8416 stops.

1985 reliability sym

8440 thru 8516 ~~100%~~ 10% bad can be tracked

Beyond 8516 less than 15 pins.

IBIS 11/13

60K 1.5GB

Interfacing ISE, IBIS drive interface

VME Bus structure suggested.

No controller, but drive interface series design.

~~750~~ 750 shipped by end of year. 1st ship '83

Media proprietary & no second source.

Head-former & T.F. heads, going toward T.F., vendors.

mech mechanical	20	} IBM, Burrrough DEC
servo	6	
R/W	4	

System big

MTBF - parts count, mil spec

HDA 80K MTBF

12/13 Lattice

140 FHS currently.

int. Goal = 100 FHS.

8K x 8 600 mil 28 pin.

12/13 Micron options:

1. 256 512 (64x4) not a dead issue, only 150ns, Steve estimates to be \$5 range.
2. 1 meg (256x4) is ^{ECC &} CMOS, 100, 120 ns dip in Jan zip in March has pin for even stroke and " " reading out data
3. ~~256~~ 256 (64x4) page mode, 2 new masks: x1, x4, can be in ^{20 pin} zip & compatible with 1 meg zip. ~~zip mask~~.
TMC ~~mask~~ (a common die) can finish for tooling. (10-12 wks.)

matrix hd review 4/1

1. Connector discussion - reliability / backup strategy.
2. Heat dissipation - need study.
3. Repair strategy
4. Test strategy
5. Error state SW readable
6. Cable termination // instead of serial is to speed up signal prog.
 - Q1. do we need it
 - Q2. current flux goes up for it.
7. I/O big 32 IO pins to edge : cost pin & xover.
8. get amplitude from AMP on pin.
9. can socket must be removable in layout.

Brandy buffer preferred by TC

IO need specs

4/15

→ get machine spec

Bob

1. Status Panel Mechanical

Brackets drawing out at vendor
10 on order

Status Panel Electrical design service.

5 bds in house, parts in house

2. PMP — schematic design service

spec

/u/Bob

Pm listing

/u/Bob

3. Cable test — Notebook — Schematic

— spec

— SW Bill

5/7 FB design review.

1. Zoom & PAN: can be fixed to preserve alignment?
 2. Frame Grabber
-

5/8 Tech Dir Stan Manning

profile of Tmc - will draw ^{high level profile} recommended insulation

1 page of gdn 19K - 400+ response
instant response

2 sundays, off a week later weekday.

~~Ad~~ Temp

1. \$35-50/hr 45
 2. on site sec. clerical help
 3. ad budget. 10-20K
 4. acc to reg.
 5. min 30 days, - 90 day.
 6. all info flow thru reg.
 7. next week start 5/19
- filtering & tracks { schedule

1. get more resources
2. document
3. UACID resource.
4. data I/O terminal
Dom fix (Dom)
3rd floor.
5. laundry - process
6. Quant^{-full} cabling
7. Ted's mechanical design review.
8. Ship requirement.
9. PMP before shipment.

32K pretty → 6/1
64K pretty

Ship 3 x 16K 6/15 multi host + E

Mech. Design

1. Clinical proc { vendor run : update prints
2. Design issue : filters, legs affecting Main.

→ Check HW-cable mailing list.

Station meeting 5/16

1. $1/8$ machine Eco

UC - new pat 16 win

Barf - 1 win

BP - 1 win

Zrip - pat Eco, 8 win / News wrapping? [DAS]

Nbx - pat Eco, 9 win, all news, 2 Eco's

2. Pin II cabling, [DAVID]

3. drive in power controller? [Bill]
Cabling

Thermo shut down

[Bill]

4. ^{ship} Span refinement for custom machine
New matrix, ~~new~~ old matrix?
Temperature & voltage margining.

5. ~~Skine~~ Marked up down in 1 week. Review prior to incorporation in drawing.

Review list ^{early} next week. Monday afternoon.

7-12 wks. vendor time

6. Nox

7. BIBI 6/22, prints by 6/21, bank in a week.
Debugging code & procedure.

8. guy health chk help

9. Bill & DAS close cont 3x


10.

Symbolics

G, I-machine

SW, FB

G-machine - same bus & arch. 5% mode change
36xx → gate array
Form factor same



LBS changes: DMA added
interrupts more supportable

36xx } mc
40 }
70 }
45 } IFU, DMA
75 }
G - DMA

G → {
 proc
 console
 1mw
 FEPIO: FEP
 DISK
 Ethernet
 serial
 calendar

Mem address span 8mb \rightarrow 16 mb

3014 / 100's

Config:

①

3620/3610

10 1/2"

8 1/2" x 17 x 25

rack mount


2 5 1/2 Wm

or 1 5 1/4 Wm + 1 Cont. tape.

180MB

bar main

3 SLB expansion



Available Oct. 86

②

3650 Mem box of 3640

17W x 320 x 30H

2 8" disks or 1 8" + 1 5 1/4 or 4 5 1/4

(no tape)

bar

8 LBVS + padding

6 SLB

Available before Oct 86

I-machine. new arch. new low level code
similar packaging.

Single dir

↳ Single bd machine, desk top
Box machine

I-bus ~~Agg~~ ~~Agg~~

I/O port vme

28 bit physical addr than planned, → 32?

36 bits word → 40

Single bd machine summer '87

3-6 x performance

End of week - clean up all old prints

CMOM 5/20

Personnel: where we are, where we are going.

Machine usage:

Wed.

5/23 Status meeting.

1. BP eco - need to verify
2. Erim eco affects cable document Bee.
3. Eco need diag running.
4. Plug ID verified.
5. 16K problem: BP, cross 2 cables, lost bds 2 at least.
6. BBBI schematics ready by 5/23. db to go out 5/23
incorporate reg change, 5/28.
7. Diag - Sandy is full of shit.
8. Prim II action item David.
9. vs wrap
10. Metz Good UC
11. bd status to TC

70 MB + cab etc	11.9 K
474 MB + cab + controller	26.5 K
140 MB + cab	15.9 K

68020 upgrade { replace	14 K
+ 1 MB	15.5
2 MB	19.9

Graphic 2310	14.5 K
--------------	--------

~20% degradation

System VLD431	69.5 / 78.
4426	59 / 71.5

Ethernet	4.8
----------	-----

3 weeks → 1 week.

5/30

1. Nixon - multi host on 1 multi in only
- see 3 airwaves then multi UC question.

2. 1st check-out - ~20 out of 50
- get all new hds back in for burn in.

6/10

What needs to be done to release matter.

1. B.P. change.

2. UC integration

3. System timing

4. System reliability

System closing down
Backsystem

(Best)

(Best & ?)

System reliability
(Dane & Best)

6/12

1. Charles will write device driver & interface handle.
2. Charles will kick people off to allow B161 debug.
3. Dave, own spec & code for Test Portion.
4. Weekly meeting at Thursday 1:30
5. B161 chip not in house.

6/19

1. BI reg R/W capability
2. device driver dependent on ultix source.
3. extender will have within 2 days.
4. /cm/B161 ECO & log.
- 5. available next week.
6. Common Lisp problem.

6/25

1. @P: still can't compile source, bugs
= still ~~can't~~ don't have driver.

2. Get BIIIC (rev?)

BIIIC insertion

- Augar

- Dec

3. Test spec held off until debug schedule. by 7/3.

7/3

1. init - load device type

BIIIC

-

BI state machine

~~RD~~/wrt BIIIC reg done.

2. saturation / socket Augar
slow Dec

7/10

1. driver written, not tested

2. load device type not at IC during power up.
reset mode - state machine in idle
r/w sta reg - don't work but cause no error.

7/17

1. driver done, 14th pass

2. Can now r/w status correctly, bug was missing ACIC

3. find out if new mode can be gotten.

7/14

1. High entry w/R FIFO, parity OK.
2. discard not working completely.
3. get new modes from DEC.

meeting next Mon 4.

8/8

DAVE's vacation 8/2-16

Will get PROM code running
 & 2nd B1B1 GC0 rd & up.

8/12

1. 16 Mbyte machine. → 4 bds
 40 mips

1/8

8/17

1. Writ Station ~~can~~ not working.
2. read seems to be
3. Count.

} ~~that~~ need: 15 eliminate
 system crash.

next week get hiki's diag working, loop back
 & NBXOS diag.

Following week Get PROM code running
 & 2nd B1B1 debugged.

→ get Hw help
 → keep 8200 for a while

9/29

Massively Parallel Competition

DAP - ICL based. current

HP, DEC, IBM - 6-12 mo

MPP - original version

Documentation

Agenda to nail down

- General program life
- realistic product cycle

	product life cycle	cost/program delta factor
--	-----------------------	------------------------------

Roly	4-5	10	(high)
Trim	4	?	

40	80	160	320	16K unit
----	----	-----	-----	----------

87	88	89	90
----	----	----	----

Frontend

- should there be a single? - Roly

Small machine

150

4 bd. - host 100K

ASI. 11/4

- 4 layers / section.
- Routing is manual + auto
- placing & routing high section - 1 wk
 ^{whole} ^{worked} - 1 day / incremental change
- complete bd, 2 more days.
- additional wk for artwork plot spec
- plot will take 2 days. Bensenville, Wis laser plotters,

break pt.

update - delta file
 feedback - auto generated.

35K \$55/IC → 700 IC equivalent.

4 wks. for artwork, anticipating 3/4 incremental change.

Dec mid-Jan vacation for design.

\$500/day \$2500 — feasibility.

BP. 3-4 wks.

Kan Ex. 11/4

- section routing, mostly manual.
- section duplication - not clear.
- 4 layers / section, partitioning
- 2 separation schematics.
- merge or photo plotting.
- 2 web lists gen & chk.
- 1 to 2% manual routing.
- using 1 plot ahead
- need extended mem station

- 4 designs
- slot open within 1 wk.

written in Mission for BP fab - George

AMP 11/5

- = Jnd pins wants to be on short connect pins.
7-13 inductance.
 - = 5-1 limit for thickness.
 - 3-400 mV jnd bounce anticipated.
-

11/6 schedule review.

chip - 125 in house before Thanksgiving.
a few 500 by Jan
2000 by Feb.
4.5K by March

test requirement - design in system
- lots of routing (high bd)
need meeting ~~was~~

Bd - split pins
with pins waiting for 64

System timing - need meeting.
need schedule.

Chk/Week = how many after

UC - hot items

Wagon - need today

Spur - the emulators;

SW = middle of planing.

Display - looking at negative video news.

Investment - general purpose computing

(P)

Standard algorithm { benchmark

Porter ?

3rd party SW

Ken Gx B.P.

net conversion 1 day.

body 1 day

~~hd~~ hd physical etc 1 day

placement, send check
drill hole 1 day

4 days.

→ input change

^{can} Advanced, NT, ^{can} precision

Start Monday.

1. route subpanel - copy net by net
200 copies / section \Rightarrow 24 hrs / section.

- adv. can check whole database.
→ net list - only one -

2. " "

- duplicate section

can't check whole database

precaution - keep section on isolated layer.

- net list - subpanel + incremental.

Routing - problem

Return-Path: jim
Received: by Godot.Think.COM; Tue, 27 Jan 87 07:28:19 EST
From: jim (Jim Bailey)
To: clem
Cc: jim
Subject: Re: announcement machines
In-Reply-To: Your message of Mon, 26 Jan 87 14:38:14 EST.
Date: Tue, 27 Jan 87 07:28:17 EST

yes. let's get together today. i had expected an all-day with a customer, but they canceled, so any time is good.

I envision a mix of alpha and beta machines for the introduction. For the festivities here, I expect we'll have more than four quadrants (alpha plus beta) running. I would like to bring four quadrants, spread across two cabinets, to California.

Obviously, as many of the quadrants should be beta quadrants as possible. Can we plan on having two? Then we will stuff whatever floating point sets we have into one of the beta systems. The disk will also go on one. I'd like floating point and disk to be separate; hence the desire for two beta quadrants. If we have two beta quadrants, the other two would be alphas.

The goal is to have four or five applications running, and to swap them among the quadrants during the week. We don't have to show all applications running at beta speeds all the time, as long as we have run them, and we know the timings.

I assume a bunch (6?) of front ends. We need one or two highly visible Vax's, but the rest can be 3600's as I see it right now.

11/7 ASI

BP.

BP
39.9K

Blue Bell psm. do BP.

1. LISPm

2. wed. 3pm meeting.

ASI

up to 12

up to 50(?)

frick turn

5-7 days.

10-15

15-20

Qty 5-5

matrx 1558

1169

ntex

~~1200(?)~~

1,134

uc

899

(cand control imp.)

1. meeting
2. HW Special

6 demo applications

- | | |
|---------------------------|-------------|
| 1. doc retrieval off disk | Stew Smith |
| 2. Molecular dynamic | FF Bernie |
| 3. Fluid Flow FF | Goldy |
| 4. VLSI sim, big mem | Stew Daniel |
| 5. Object identification | Low Trich |
| 6. Seismic application | Bob Womphly |

min of 4

FF - get benchmarks for all app.

min = Multihosting.
= 32K beta

Triad 11/12

Split database

Numerix 800 TC eq. 8+2 layers. 24x 2wks

Calay 2 mbyte 20 MB drive.

Duplication -

Rolf's sim meeting 11/12

Sprinter chip timing MPEC needs to be reviewed

Strat chip needs timing spec - when from?

Beta matrix simulation - need with it & pos.

Relcan matrix

1. Writch pinning needed
2. Generate pins for Sprint
3. Generate neutralize signal for Writch.
4. design review on Monday
5. Timing review on Wed pm.

Backplan.

- | | | |
|-----------------------|---|-------------------|
| 1. layout in progress | } | 1. design rules |
| 2. Fab house | | 2. layer ordering |
| | | 3. screen |

Extender.

1. clock ~~drain~~ buffer
2. impedance matching.

Uc.Freeze design.

1. man handling Trin.
 2. 16 bit literal Trin
 3. ~~12/20 & 16/16 m~~
 3. madder board check
 4. Drag hold Trin.
- I/O related. } by Wed.

80% win map $\pm 20\%$

→ Reference from IDT. 1,900 ma worst case

EDI use 2N MOS 1,100 ma " "

32K x 8 and 30% hit on PCB density.

Adaption bd.

Trin. Tester - Int nplx in house
Toyocomm in progress

Extender New WW bd.

Material

1. but a chip first need LISPan / HBI / NGX
2. additional LISPan possible Mongo
HBI
w/ NGX.
3. T.C. - assembly & hitting.

Personnel

- 1.4. Wir man/tech Rich to get back to me.

Space

1. Stockroom to expansion area.

INTER 1/23

INSLC

1. ¹⁹⁸² both gate array & standard cells. 1.8 μ m, ship for 2 yrs.
transition to 1.0 by end of year.
2. gate array, joint with IBM C-4 technology, licensed by IBM.


22 working days. from db to boards, no change

↓
25

4-9 for initial build.

2 wks for more bds.

22-day flow



- quote nexus
uc

- break down 22 days. including change

- identify design

404 938 9387
John Sanders.

Symbolica
\$77 7500

Larry Copperneth

cutler

Symbol. → Logo
proj admin

- Manage MicroX-1
- Manage new system development at Symbolica
 - took too many things into own hand
- Get things accomplished, step on toes (peers)
- no info on technical.